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Even if Moore’s Law continues to hold, it will take
about 250 years to fill the performance gap between
present-day computer and the ultimate computer de-
termined from the laws of physics alone. Information
processing technology in the post-CMOS era will likely
consist of a heterogeneous set of novel device technolo-
gies that span a broad range of materials, operational
principles, data representations, logic systems and ar-
chitectures. Molecular nanostructures promise to oc-
cupy a prominent role in any attempt to extend charge-
based device technology beyond the projected limits of
CMOS scaling. We discuss the potentials and challenges
of molecular electronics and identify some fundamental
knowledge gaps that need to be addressed for a successful
introduction of molecule-enabled computing technology.
I. INTRODUCTION
The first functioning transistor was invented by
Bardeen, Brattain, and Shockley in the late 40s1,2. It
is a bipolar junction transistor (BJT) made from a small
block of germanium. The first integrated circuit (IC)
was invented in 1961, which combined monolithic bipo-
lar junction transistor and passive components on a sin-
gle chip. This event marked the start of the microelec-
tronics revolution3. The realization of an older transis-
tor principle – the field-effect transistor (FET) – came
about with the metal-oxide-silicon (MOS) transistor in
1962. After the development of the complementary MOS
(CMOS) circuits, silicon-based MOSFETs nearly com-
pletely dominated digital logic circuits due to the ease of
very-large-scale-integration (VLSI) and low power con-
sumption4. For almost 40 years, the VLSI industry has
followed a steady path of constantly shrinking device ge-
ometries and increasing chip size, resulting in a history of
new technology generation every two to three years, com-
monly refered to as “Moore’s Law”. The 2004 Interna-
tional Technology Roadmap for Semiconductors (ITRS)
now extends this device scaling and increased functional-
ity scenario to the 22-nm technology node at year 2016,
with projected minimum feature sizes below 10 nanome-
ters and chips with more than 6 billion transistors5.
Equally remarkable with the CMOS scaling is the fact
that most of these developments have been achieved
with the same basic switching element (MOSFET), the
same basic circuit topology (CMOS), and with a lim-
ited number of materials (up to about 15 elements in
the 1990s). In many respects, progress in these areas has
been straightford following the design scaling rules in the
sense that no fundamentally new inventions have been
needed6,7. However, there is no particular reason why
Moore’s Law should continue to hold: it is a law of hu-
man ingenuity, not of nature. Indeed, the current ITRS
roadmap predicts that the scaling of the conventional
CMOS technology will slow down or stop beyond the
22-nm node. Prior to that time, there are a large num-
ber of difficult technological challenges at the materials,
device, circuit and system levels that must be met and
overcome, many of which currently have no known solu-
tions5,8,9,10. This is because nanometersize MOSFET are
no longer scaled short-channel devices with long-channel
behavior. They are true nano-scale devices involving the
creation and manufacture of objects within the regime of
nanotechnology11.
In contrast to the CMOS scaling, the technological
challenges for the information processing industry in the
post CMOS era are quite different because it is far from
clear what needs to be done12,13. Nanostructures exhibit
a variety of interesting physical, chemical and biologi-
cal properties, many of which can be significantly modi-
fied by the processing and environmental conditions and
are not yet fully understood. Progress in innovative de-
vice design thus often has to come hand in hand with
progress in fundamental knowledge of the physics and
chemistry of nanostructures. Although there is a grow-
ing consensus that the near term extension of charge-
based device technology will require a nanodevice tech-
nology that is architecturally compatible with CMOS and
functionally supplementing rather than replacing CMOS,
questions remain regarding the best direction to pursue
for such nanoelectronics14. For example, what are the
best functional nanostructures, carbon nanotubes, sili-
con/compound nanowires, or molecules/polymers? And
what are the best device concepts, field-effect transistors,
single-electron transistors, quantum-effect devices (reso-
nant tunneling, quantum interference,...), etc? In the
longer term, a new nanodevice technology may need to
exploit electron and electronic charge/current in funda-
mentally new ways that are closely linked to the use of
alternate state variables for representing information.
In general, nanostructured systems may span a broad
range of materials, data representations, operational
principles, and may function in different architectures
and on different applications. Independent of the tech-
nology route that post-CMOS devices take, the operation
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ingly be governed by atomic-level variations in the ma-
terials/device structures and processing/environmental
conditions. The prospect of device design through
the bottom-up atom-engineering route of nanotechnol-
ogy has far-reaching impacts on post-CMOS informa-
tion processing technology either as monolithic systems
or as polylithic hybrid systems interfacing to the scaled
CMOS. Molecular nanostructures occupy a prominent
role in any attempt to offer significant expansion in de-
vice functionality beyond the end of CMOS scaling.
In this work, we discuss opportunities for informa-
tion processing based on quantum engineering of the
physical states of molecules. Here we define a molecule
broadly as a unit whose physical (electrical, magnetic,
mechanical, optical...) and/or chemical (reactivity, solu-
bility, molecular recognition...) properties are sensitive to
atomic-scale modification of its structure and/or environ-
ment. Note that such a definition of molecule essentially
covers all nanostructures as defined in the US National
Nanotechnology Initiative (NNI)15, including atoms, or-
ganic molecules, polymers, nanotubes, nanowires, and
nanoparticles, etc. Since the only practical general-
purpose information processing technology (besides hu-
man brain) currently available is based on silicon devices
which use electron and electronic charge/current to drive
electronic circuits performing Boolean logic, we limit our
scope here to charge-based device technology. We don’t
consider device technology options that use fundamen-
tally different physical representations of computational
state such as optical computing and DNA computing.
We will not discuss molecular spintronics either which
forms a separate avenue of research, even though spin is
intrinsically associated with electrons and nuclei.
Before we proceed to the main sections of this paper,
we want to emphasize that our goal here is not to provide
a complete survey of molecular electronics approaches
that have been studied or proposed so far, but rather to
identify the critial research needs in fundamental science
that must be addressed in order to extend charge-based
device technology through the molecular/nano- engineer-
ing route. Since any attempt in investigating the po-
tentials of the nanotechnology route to information pro-
cessing should be gauged in reference to both its ulti-
mate physical limit and the limits of the ultimately scaled
CMOS devices, we start with discussions of the ultimate
physical limits to computation and the physical factors
that account for the success of semiconductor technology
and their limits in sections II and III respectively. We
discuss the main topic of the paper, molecular electron-
ics, in section IV. We conclude and summarize in section
V.
II. ULTIMATE PHYSICAL LIMITS TO
COMPUTATION
Computers are physical systems, and the laws of
physics dictate what they can and cannot do16,17. Much
of the current activity in molecular electronics has been
motivated by Feynman’s pioneering work on the physical
limits of miniaturization and computation18,19. There-
fore we start the investigation of molecular electronics
with examining the limits that the laws of physics place
on the power of computers. There exists a vast litera-
ture on this topic20,21. Our discussion here follows that
of Lloyd22, which explores the ultimate physical limits to
the computational capacity of a computer with a mass of
1 kg occupying a volume of 1 litre (the so-called ultimate
laptop computer) as determined by the speed of light c,
the quantum scale h¯ and the thermodynamic scale kB.
A. Speed Limits
A digital computer performs computation by repre-
senting information in terms of binary digits or bits with
logical states |0〉 and |1〉, and then processes that in-
formation by performing simple logical operations. Any
boolean function can be constructed by repeated appli-
cation of AND, NOT and FANOUT, which forms a uni-
versal set19. During such logical operations, the bits on
which the operation is performed go from one state to an-
other. The maximum speed per logic operation can thus
be determined by how fast a quantum system can move
from one distinguishable state to another, i.e., the max-
imum speed of dynamical evolution. Since the quantum
measure of distinguishable states is the orthogonality of
states involved, this is best illustrated by considering
the minimum time needed for the NOT operation, which
changes the |0〉 state to its orthogonal |1〉 state or vice
cersa. This question is closely related to the Aharonov-
Bohm interpretation of the time-energy Heisenberg un-
certainty principle ∆E∆t ≥ h¯23,24: It is not that it takes
time ∆t to measure the energy of a quantum system to an
accuracy of ∆E, but rather that a quantum system with
spread in energy ∆E takes time at least ∆t = h/4∆E
to evolve to an orthogonal state25. Instead of expressing
the speed of dynamical evolution in terms of the standard
deviation of energy ∆E, Margolus and Levitin26 gener-
alized the result to show that a quantum system with
average energy E (relevant to its ground state energy)
takes time at least ∆t = h/4E to evolve to an orthogo-
nal state.
Since the simple logical operations of AND, NOT
and FANOUT can all be enacted in the so-called
controlled-controlled-NOT operation28, by embedding
the controlled-controlled-NOT gate in a quantum con-
text it is easy to show that the maximum speed of logic
operation is limited by the energy input to the logic gate
performing the operation as 4E/h. More complicated
logic operations may involve system evolution cycling
3through a large number of quantum states. For evolu-
tions that pass through an exact cycle of N mutually
orthogonal states at a constant rate, it has been shown
that the transition time between the orthogonal states is
∆t ≥ N−1
N
h/2E, or the long-sequence asymptotic transi-
tion time is twice as long as it is for oscillation between
N = 2 states26. Applying this result to a 1-kg computer
with energy E = mc2 shows that the ultimate laptop can
perform a maximum of 4mc2/h ≈ 5.426×1050 operations
per second22.
B. Memory Limits
A system with N accessible states can register log2N
bits of information, so the amount of information that
can be registered by a physical system is related to its
thermodynamoc entropy by I = S(E, V )/kB ln2, where
S(E, V ) is the thermodynamic entropy of a system with
expectation value for energy E confined to a volume V .
When it is using all its memory space, the ultimate lap-
top can perform a maximum number of operations per
bit per second of 4E
h
/ S
kB ln2
∝ kBT/h¯, where T = (
∂S
∂E
)−1
is the operating temperature of the ultimate laptop in the
maximum entropy state. A simple estimate of the max-
imum entropy for the 1-kg computer in a litre volume
can be obtained by modeling the volume occupied by the
computer as a collection of modes of elementary particles
with total average energy E, and the maximum entropy
S(E, V ) is that obtained by calculating the canonical en-
semble over the modes which maximizes S for fixed en-
ergy E confined in a fixed volume V with no constraint
on the spread in energy ∆E29. Note that this is differ-
ent from the canonical ensemble normally used for open
systems that interact with a thermal bath at tempera-
ture T. Consequently the temperature T = ( ∂S
∂E
)−1 has a
different role in the context of calculating the maximum
entropy of a closed quantum system than it does in the
case of an ordinary thermodynamic system interacting
with a thermal bath.
At a particular temperature T , the entropy is dom-
inated by the contributions from particles with mass
less than kBT/2c
2. The particles contribute en-
ergy E = rpi2V (kBT )
4/30h¯3c3 and entropy S =
2rpi2V (kBT )
3/45h¯3c3 = 4E/3T , where r is the number
of particles/antiparticles in the species multiplied by the
number of polarizations multiplied by a degeneracy fac-
tor reflecting particle statistics29. A simple lower bound
on the entropy can be obtained by assuming the en-
ergy and entropy are dominated by black-body radiation
of photons, for which case r = 2 (A recent derivation
finds the same ultimate limits for information encoded
using both matter and massless fields30). For a 1-kg
computer confined to 1-litre volume, the maximum en-
tropy state corresponds to the operating temperature of
kBT = 8.1 × 10
−15J , T = 5.87 × 108K. The maximum
entropy is S = 2.04× 108J/K, which corresponds to an
amount of memory space of I = S/kBln2 = 2.13× 10
31
bits. When the ultimate laptop is using all its memory
space, it can perform 4ln(2)kBE/S ≈ 10
19 operations
per bit per second22.
C. Thermodynamics of Computation
The role of thermodynamics in computation is made
clear in the intimate link between information and en-
tropy. Ordinary electronic computers are thermody-
namic engines that do work and generate waste heat.
Reducing the supply power and removing the heat pro-
duced have been main technology drivers throughout the
history of computing. However, contrary to the intu-
itive thinking, Bennett showed in his pioneering paper31
in 1973 that it is possible to construct a general purpose
computer using only reversible, i.e, one-to-one logical op-
erations, therefore allowing in principle dissipation-less
computing if we are willing to compute slowly. Energy is
dissipated only when information is discarded. Landauer
showed that irreversible, many-to-one operations such
as AND or ERASE require heat dissipation of at least
kBT ln2 for each bit of information lost
32,33. A closely
related but separate energy disspiation limit has been
established for communicating information. Again, in
the absence of noise, i.e., interaction between the physi-
cal system carrying information and another uncontrolled
physical system, the energy required for transmission of
a unit of information can be made arbitrarily small if
we are willing to do it slowly34. But, as shown by Lev-
itin, a minimum energy of kT must inevitably dissipate
in order to transmit a unit of information over a noisy
channel as a result of the interaction with uncontrolled
degrees of freedom (environment)35. More recently, sim-
ilar fundamental limits on the energy transfer associated
with a binary switching transition have been derived in
the context of semiconductor technology by Meindl and
Davis36.
Besides these fundamental energy dissipation require-
ments, a realistic computer will inevitably be subject to
errors during its operation. Error-correcting codes can be
used to detect these errors and reject them to the emvi-
ronment at the dissipative cost of at least kBT ln2 per
bit. Typically such error-correcting operations must be
done at a high rate in order to maintain reliable opera-
tion22,32,33. The thermal load of correcting large numbers
of errors alone can dictate the necessity of operating at
a slower speed than the maximum allowed by the laws of
physics17,22.
III. LIMITS OF SEMICONDUCTOR
TECHNOLOGY
The discussion of ultimate physical limits to compu-
tation does not imply that we can construct a computer
that operates at those limits. For example, it is incon-
ceivable for present-day technology to control computers
4operating at T = 5.87 × 108K, or close to the temper-
ature at which electrons and positrons can be produced
thermally. Processing, storing and transmission of in-
formation requires that it be represented as the value of
some physical quantitity, and physical laws control the
materials and devices that are used to manipulate infor-
mation37,38. Contemporary electronic computers operate
at speed, memory and energy dissipation capabilities far
lower than those dictated by the consideration of physical
laws alone. From the physical perspective, such comput-
ers operate in a highly redundant fashion. However, there
are good technological reasons for such redundancy.
A. What Makes a Good Computing Device
Many ingenious proposals for better computing devices
were put forward and have been the focus of well-funded
development efforts as silicon microelectronics continued
its relentless drive toward miniaturization in the past four
decades. But the only general-purpose digital computers
that have ever been built were built with (in the chrono-
logical order) electrical relays, vacuum tubes, bipolar
junction transistors and field-effect transistors. So why
do so many ingenious schemes fail to realize their promise
in electronic computation? The answer lies in the vast
difference between the conditions in which devices are
first discovered and demonstrated in the laboratories and
those in a large system of many devices39,40.
For laboratory demonstration of a simple logic cir-
cuit, one needs only to choose a few proven devices and
fine-tune their operating conditions as necessary to make
them work well to perform a logic operation. But a large
computer that contains tens of thousands to many mil-
lions of devices works in much less benign conditions.
The output of one device is readily input to another,
and so on through thousands of step or more. A large
amount of communication among the many devices is en-
tailed. There are frequent opportunities for a signal to
be altered in its passage from one device to another, suf-
fering attenuation, diffraction, dispersion and cross-talk
on the path. The multiple physical and chemical pro-
cesses used in mass-production of the large numbers of
component lead to small differences in device character-
istics. In addition, chemical reactions and diffusion lead
to additional unpredictable changes in devices over time
adding to the uncertainty inherent in manufacturing.
While the net result of the hazard factors is tolerable
in a single logic operation, information must pass sequen-
tially through a large number of stages in the computing
system. Information would soon be lost if the errors in-
troduced were allowed to propagate and accumulate from
stage to stage. Digital representation of information can
prevent this by resetting the output of a device to one
of the standard values after each step. The output of a
device may be required as input by other devices. The
transmission of a signal to a multiplicity of destinations
is known as fan-out and devices for computers must be
FIG. 1: Schematic illustration of MOSFET scaling
able to provide fan-out. The standarization of signals and
fan-out require that an electrical device controls voltage
and current larger than those needed to operate it, or a
device should have both current and voltage gains. Gain
is essential to digital devices in order that the switching
transition at the threshold occupies a small part of the
signal swing and allows high noise margin. In addition,
it is desired that a computation in a machine proceed in
one direction, from input to final results. Each device
should operate only on its inputs and not be sensitive
to the actions or status of the receipients of its outputs.
This property is known as input-output (I/O) isolation
and is required in computer devices.
The need for I/O isolation, fan-out and high gains put
a severe limitation on the choice of devices suitable for
large computing systems, which was only satisfied by the
electrical relays, vacuum tubes and transistors. Care-
ful examination of other proposed devices showed that
they have difficulty in satisfying the three conditions si-
multaneously39,40. The transistors, especially the silicon
MOSFETs, eventually win out due to their small size,
fast speed, operating stability and low-power consump-
tion.
The rest of this section is thus devoted to the chal-
lenges and limits facing semiconductor technology toward
the end of the ITRS roadmap as shaped by the laws of
physics. Such limits can be codified at a hierarchy of
levels of materials, devices, circuits and systems8. Many
review papers have been written on various limits to sil-
icon technology8,9,10,41,42,43. We’ll focus our discussion
here only on those aspects of the materials and device
limits of silicon technology that are likely to be rele-
vant to the CMOS-like route to nanoelectronics through
molecular/nano- engineering.
B. Materials Limits of MOSFET Technology
Materials limits are determined by the properties of the
particular semiconductor, dielectric, and metallic materi-
als used but are essentially independent of the structural
features and dimensions of particular devices. There are
5three key materials limits: gate stack including both gate
dielectric and gate electrode, doping in silicon, and con-
tact formation41.
The gate insulator in a MOSFET needs to be thin
compared to the device channel length (a few percent)
in order for the gate to exert dominant control over the
channel potential. But quantum mechanical tunneling
of carriers through the insulator increases exponentially
with decreasing insulator thickness. This puts the limit
of silicon dioxide (SiO2) thickness near 1.0 nm or five
atomic layers thick for sub-20 nm MOSFET operating at
1V in order to accomodate standby power requirments
in most IC applications44. In addition, not all the ap-
plied gate voltage is efficiently coupled to the channel
due to the polysilicon depletion effects in the gate elec-
trode and quantum confinement effects in the silicon sub-
strate, which add aproximately 0.8 nm to the equivalent
electrical thickness in the gate capacitor41. One solution
is to introduce high-κ dielectric material which reduces
the tunneling current while maintaining strong gate elec-
trostatic control. But as the dielectric constant of the in-
sulator increases, the band gap tends to decrease and the
band lineup at the silicon-dielectric interface can be quite
asymmetric. To avoid thermal emission over a Schottky
barrier, a barrier height of more than 1V is needed for
both electron and hole. Another major barrier any new
dielectric material will have to overcome is to achieve al-
most the same low-defect density as that of the native
Si − SiO2 interface. This puts significant constraint on
the choice of dielectrics and their processing steps. In ad-
dition, many of the new dielectric materials are unstable
in direct contact with silicon and also in the presence of
the polysilicon gate. Thus it is likely that the entire gate
stack will have to be replaced with metal gates replacing
polysilicon, which has the advantage of lifting the gate
depletion effect. But polysilicon has the advantage that
it can be doped either p-type or n-type, shifting the work-
functions so that it is suitable for both NMOS and PMOS
devices. In contrast, two different gate metals are needed
for incorporation into a CMOS flow with workfunctions
near the conduction and valence band edges respectively,
which complicates enormously the fabrication process41.
The second issue is associated with the need for ultra-
shallow source/drain junctions to reduce the parasitic re-
sistance of the source/drain extension regions and the
short-channel effect due to drain electric field extend-
ing through the channel region. This requires increas-
ing the doping density of the source/drain region while
maintaining abrupt doping profile across the silicon body.
However, the maximum dopant concentration that can
be dissolved in silicon under equilibrium conditions (the
solid solubility) is ≈ 2× 1021atoms/cm3) (achievable for
arsenic at ≈ 1200oC)45. Although transient laser an-
nealing can introduce arsenic in metastable electrically
active concentrations near or above the solubility limit,
there is an enormous driving force that tends to deacti-
vate the arsenic during any subsequent thermal cycling46.
The dominant technology used for doping silicon is ion
implantation, which provides precise control of the place-
ment and quantity of doping atoms. But the implanta-
tion process produces considerable damage in the silicon
substrate as a result of the nuclear collisons involved in
the stopping process. Dopants diffuse by interaction with
point defects in the subsequent thermal anneal to achieve
the desired doping profile. The mechanisms underlying
the defect formation and dopant diffusion process are far
from being fully understood47.
The third issue is associated with the junction contact
formation. Contacts in silicon technology are normally
made with self-aligned silicides containing heavily doped
silicon. This process provides an ohmic contact covering
the area of the source/drain diffusion and minimizes the
contact resistance. Further reducing the contact resis-
tance with decrease of feature size requires increasing the
silicon doping and reducing the Schottky barrier height.
The doping is limited by the solid solubility as discussed
earlier. Barrier height engineering in metal-silicon system
remains not fully understood despite its obvious technical
importance. In addition, the silicide formation process
consumes the top portion of silicon as the metal is de-
posited and reacted to form the silicide, this can increase
sheet resistance of the source/drain extension region and
also change the dopant structure adjacent to the metal.
C. Device Limit of MOSFET Technology
Historically MOSFET scaling has been governed by
the need to preserve the good electrostatic behavior at
the reduced device dimension, i.e., reducing supply volt-
age and gate insulator thickness and increasing doping
concentration. The traditional limit of device scaling
is determined thus by the effects that modify the ideal
electrostatic contol. These include quantum effects due
to tunneling leakage through gate insulator, tunneling
through body-to-drain junction, direct source-to-drain
tunneling, thermal effects due to thermally generated
subthreshold current at room temperature and also the
increasing sensitivity to minute fabrication spreads. In
addition to such limits intrinsic to small device size, other
limits more intimately connected to the materials and
device structure of the ultimately scaled MOSFET have
been proposed which, as accutely pointed out by Fis-
chetti, suggests changing the “nature” of the nanometer-
size MOSFETs moving toward the sub-10nm regime43.
The most fundamental one seems to be that set by
the long-range Coulomb interaction between the chan-
nel electron and the “high-density” electron gas in the
highly doped source, drain and gate electrodes. This is
reflected in: (1) the emission and absorption of the low-
frequency plasmon (on the order of magnitude of meV )
in the source/drain by the channel electrons which ther-
malizes the hot-electron distribution in the channel and
indirectly reduces the effective electron velocity; (2) the
“Coulomb” drag between the channel electron and elec-
trons in the gate (also plasmon-mediated) across the very
6thin insulator results in a direct loss of momentum of
the channel electrons. Both effects may contribute to
the breakdown of “ballistic” transport widely assumed
in current theoretical estimates of the MOSFET scaling
limit48: Short channel is required for “ballistic” trans-
port, but the increased strength of Coulomb interaction
may kill it at the outset43. Combining with other less
fundamental but equally important effects such as “re-
mote” phonon scattering in the gate stack and scatter-
ing accompanied with substrate engineering, this may
contribute further to the end-of-the-road scaling scenario
that there may not be a single end point for scaling, but
instead many end points, each adapting optimally to its
particular applications42.
IV. MOLECULAR ELECTRONICS: FROM
PHYSICS TO COMPUTING
A. Motivation and Definition
Even if Moore’s Law continues to hold, it will take
about 250 years of exponential scaling to fill the gap be-
tween the ultimate laptop operating on 1031 bits at 1051
operations per second and the present-day laptop operat-
ing on 1011 bits at 1010 operations per second. Although
the ultimate laptop operates at conditions that do not
seem to be contollable at all from present-day technology,
new physical principles may be imagined that turn to-
day’s inconceivable into tomorrow’s common sense if we
remember quantum physics has only 100 years’ history.
But we are not concerned with such exotic possibilities
beyond the horizon of current understanding of physi-
cal laws. The technological goal of molecular electronics
is instead to extend the performance increase of charge-
based device technology beyond that perceivable from
CMOS scaling at the projected end of ITRS roadmap as
far as possible, based on innovative utilization of func-
tional nanostructures and quantum mechanical laws.
Although many technological barriers exist for which
there are currently no known solutions, the past success
of CMOS scaling gives us all reason to believe that the
projected goal of the CMOS scaling at 2016 will be sur-
passed49, at which point the ultimate MOSFET will have
gate oxide thickness in the 1.0-nm range, channel thick-
ness in the 3.0-nm range, and channel length in the 9.0-
nm range50. Since CMOS technology is the only prac-
tical general-purpose information processing technology
(besides human brain) currently available, investigation
along the molecular electronics route should be gauged
in close reference to the continually scaled CMOS devices
in both its conventional and “nonclassical” forms51,52. In
addition, the future devices and their target performance
metrics should meet the generic criteria of: (1) that they
need to be of high performance in terms of speed and den-
sity while remaining energy efficient; (2) that they should
be structurally stable under room temperature operation
and not be dominated by parametric variations due to
processing and environmental conditions; (3) that they
should be scalable through multiple generations with in-
teger multiples of performance. In the near term, they
might preferably be capable of integration on a CMOS
platform, but the long term options should be kept open
(remember the 250-year span!). Consequently we shall
consider materials and device issues associated with both
molecular/nano- engineered devices that are structurally
and/or functionally similar to CMOS devices (referred
to as CMOS route hereafter) and molecular/nano- engi-
neered devices that are configured for information acqui-
sition, sensing, storage and transmission in ways funda-
mentally different from the CMOS devices (referred to as
Non-CMOS route hereafter).
In the preface to the first edition of his widely popu-
lar textbook on semiconductor devices published in 1969,
Sze defined a semiconductor device as a unit which con-
sists, partially or wholly, of semiconducting materials
and can perform useful functions in electronic appara-
tus and solid-state research53. Correspondingly we de-
fine a molecular electronic device as a system which con-
sists, partially or wholly, of individual molecules and
can perform useful functions in electronic apparatus and
nanostructure research through atomic-scale control. We
only discuss molecular electronics for applications in in-
formation processing device here and leave the discus-
sion of molecular electronics as “artificial” laboratory of
nanoscopic physics for other efforts54,55.
B. Molecular Electronics: CMOS Routes
Molecular Transistor
Three-terminal devices, i.e., transistors, have been in-
dispensable for building digital logic systems based on
semiconductor technology due to the stringent require-
ment of I/O isolation, large noise margin and signal
gain. Molecular field-effect transistors (MolFET), where
the active part of the device is composed of quasi-
one-dimensional (Q-1D) nanostructures like carbon nan-
otubes or nanowires, have been widely studied that are
structurally and functionally similar to their CMOS ana-
log56,57,58,59,60. Q-1D nanostructures offer additional ad-
vantage as alternative channel materials in the CMOS
route since they can function both as active devices and
interconnects and thus have the potential to provide si-
multaneously two of the most critical functions in any in-
tegrated nanoelectronics61,62,63. Experimental progress
on single devices has been fast, and useful simple cir-
cuits like inverter, mixer and decoder have been demon-
strated64,65,67,68,69,70. There are many points of conflu-
ence between the technologies of the scaled silicon devices
and Q-1D nanostructured junctions and transistors, in-
cluding the integration of high-κ gate stack, homo(pn)-
and hetero- junction diodes and transistors, substrate
engineering (strain) and “non-classical” transistor struc-
tures62,63,71,72. Investigation along this route provides
thus an ideal reference point both for exploring novel de-
7FIG. 2: Schematic illustration of the device structures of a
conventional CMOS device and a typical nanodevice.
vice design at the molecular scale and for re-examining
the physical principles of semiconductor microelectronics
from the bottom-up approach. Here carbon nanotube
and semiconductor nanowire offer subtle but significant
differences in their prospect for post-CMOS information
processing.
Carbon nanotubes (CNT) are hollow cylinders com-
posed of one or more concentric layers of carbon atoms
in a honeycomb lattice arrangement, which typically have
a diameter of 1-10 nm and a length of several nanome-
ters to several micrometers. In addition to the small size,
CNTs offer some salient features that make them attrac-
tive candidates for electronic devices57: (1) The quasi-1D
structure implies a reduced phase space for carrier scat-
tering by both impurity and lattice vibration. It also
leads to distinctly different electrostatic behavior from
the planar silicon device which affects both screening and
tunneling. (2) The C-C sp2 bonding leaves no dangling
bond on the surface. In particular, for single-wall carbon
nanotube (SWNT) all carbon atoms are surface atoms.
CNT electronics are not bound to use SiO2 as an in-
sulator and novel transistor structures like surrounding
gate transistors can be adapted. (3) The strong C-C sp2
bonding gives CNTs high mechanical and thermal sta-
bility. Current densities ≥ 109A/cm2 can be sustained.
Several critical issues related to contact, doping and scat-
tering remain to be sorted out for further development
of CNT-based nanoelectronics.
In contrast to silicon MOSFET, the source, drain and
gate electrodes in MolFET are currently made from de-
posited or lithographically defined metals. The Schottky
barriers at the CNT-metal contacts play a significant role
in determining the transport characteristics57,73,74 (we
can also expect that the Schottky barrier problem will
play an increasingly important role as MOSFET scales
toward sub-10nm regime, since the low-frequency plas-
mon in the doped source/drain region can be removed
by using metal electrodes). Due to the Q-1D geometry,
both the barrier height and barrier shape are important
in determining the relative importance of tunneling and
thermionic emission across the barrier. The recent ob-
servation of ohmic contact using Pd provides a particu-
lar challenge71,72 as the previous theoretical study shows
similar Schottky barrier for Pd and Au that have similar
work functions. However, the model used assumes only
electronic coupling across the interface with fixed atomic
structure. Transition metals including both Ti and Pd
are known to be chemically active attaching to CNT sur-
face and can form carbide immediately adjacent to the
interface.56,57 Recent experiments have also shown that
Schottky barriers can be significantly lowered by chemi-
cal treatment of the metal-CNT interface75. Work will be
needed to extend the theoretical model for better study
of the interface chemistry including structural relaxation
effects in the configuration of CNTFET with different
gate structures.
Doping in a semiconductor typically implies introduc-
ing a shallow impurity atom into the host lattice using
ion implantation or thermal diffusion accompanied by
creation of lattice defects47. But it may take a funda-
mentally different approach in CNTs. For example, dop-
ing in carbon nanotubes can be introduced chemically by
exposing the CNT surface to alkali metals, by inserting
C60 molecules inside the CNT, by surface functionaliza-
tion with molecules/polymers for charge-transfer doping
(which is essentially the electronic basis of sensing). In
addition, the doping type can be converted between p-
type and n-type by chemical treatment using e.g. oxygen
and molecular hydrogen56,57. Doping in nanotubes can
also be introduced physically using electrostatic gating or
contact-induced charge transfer76. “Self-doping” mecha-
nisms for intrinsic SWNT caused by curvature induced
charge redistribution have also been proposed, which
shift the Fermi-level position inside the band gap77. De-
spite its obvious importance, comprehensive experimen-
tal and theoretical study and a coherent physical pic-
ture of the various doping mechanisms, including both
electronic and structural consequences, have not yet ap-
peared. A particularly interesting question in this regard
is the optimal doping limit in carbon nanotubes for both
physical and chemical doping mechanisms.
The major scattering mechanisms in CNTFET are
those due to defects including dopant, gate stack and
phonon. Due to the reduced phase space, the probabil-
ity of back-scattering by defects and acoustic phonon is
significantly reduced at low-bias compared to the planar
silicon devices78,79,80. The absence of reactive dangling
bond states at the CNT surface also make it less likely to
suffer significant scattering due to the interface states and
charge traps at the channel-gate interface. But it remains
unclear how these favorable conditions may be modified
at high-bias. These include optical phonon emission by
the energetic carrier, the injection of carriers into the
gate dielectric and the resulting gate insulator degrada-
tion, remote phonon scattering between channel electrons
and gate phonons, and the structural stability adjacent
to the intrinsic or doping induced defect site. The opti-
cal phonon scattering length has been estimated at ≈ 10
nm79, but in the absence of a realistic quantum transport
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sult should be taken with reservation81. Many funda-
mental knowledge gaps need to be addressed before we
can have a convincing picture of the performance limit
of CNTFETs in comparison to that of the ultimately
scaled MOSFET. The recent report on suspended car-
bon nanotubes seems to suggest a cleaner platform for
investigating many of the issues involved82.
A different scenario applies to the nanowire FETs
(NWFET), which seem to be less controversial. The
vapor-liqiuid-solid phase growth process using nanoclus-
tered catalyst pioneered by the Lieber group has led
to the fabrication of single-crystal silicon nanowires62,
where the size distribition of the nanowires is deter-
mined by that of the catalyst nanoclusters. Both n-
type and p-type dopants can be selectively inserted dur-
ing the nanowire growing process. This has opened up
the scheme of fabricating complementary logic circuits
on the single silicon nanowire, where source/drain elec-
trodes can be lithographically defined after the doped
segments have been grown. Since the diameter of the
nanowires is typically several tens of nanometer, well-
known techniques in forming metallic contact in planar
silicon device can be adapted leading to low barriers
and low resistance contacts62,63. More recently, inno-
vative techniques have been reported that solve the in-
tegrated contact and interconnect problem through se-
lective transformation of silicon nanowires into metal-
lic silicide nanowires83. The single-crystal metallic sili-
cides have high conductivity and high failure current,
while being capable of forming atomically sharp metal-
semiconductor heterostructures with the silicon nanowire
of similar diameters. This opened up the possibility
of an ultra-dense integrated nanosystem that integrates
both active device area and high-performance intercon-
nect from a single nanowire building block while bene-
fitting from the knowledge gained in the planar silicon
devices (in particular the silicon-on-insulator approach)
with minor modifactions. In addition, different elemen-
tal, binary and ternary nanowires can be fabricated using
the same vapor-liquid-solid geowing process, providing a
significant design freedom for system designers62,63.
Both carbon nanotube and nanowire field-effect tran-
sistors have been demonstrated showing favorbable per-
formance compared with the state-of-the-art silicon
MOSFET, while leaving substantial room for materials
and device design optimization. Carbon nanotubes, even
though of much smaller diameter than silicon nanowires,
do not have the advantage of integrated metallic ocntact
on the single-tube basis. This is because the reduced
phase space and the correspondingly low electron density
of states in the metallic SWNT do not allow rapid relax-
ation of carriers injected through the channel, which has
to be connected to a larger area metal electrode to allow
I/O separation and efficient heat removal. Athough this
may be remedied by using bundles of metallic SWNT or
metal nanowires, further materials and fabrication chal-
lenges need to be resolved in addition to the Schottky
barrier problem in such interfaces. The challenge for
nanowire FETs is instead to scale the nanowire to true
molecular dimension while maintaining scalable perfor-
mance gain84.
Molecular Interface to CMOS
Direct integration of molecular functionality with the
scaled CMOS technology forms a starting point for hy-
brid top-down and bottom-up approaches. Such hy-
brid approaches may combine a level of advanced CMOS
lithographical design pattern that represents designer-
defined information and a level of molecular structures
self-assembled with great precision and functional flexi-
bility. This combines the advantages of nanoscale com-
ponents, such as the reliability of CMOS circuits and the
minuscle footprints of molecular devices, and the advan-
tages of patterning techniques, such as the flexibility of
traditional photolithography and the potential low cost
of nanoimprinting and chemically directed self-assembly,
to enable ultra-dense circuits with acceptable fabrication
costs.
One promising direction is to use molecules as charge
storage elements for nonvolatile memory in the MOS-
FET structure. Nanocrystal and quantum-dot memo-
ries are examples of flash memories that utilize quantum
dots between the gate and the channel of the field ef-
fect transistor to store electrons, which screen the mo-
bile charge in the channel, thus inducing a change in
the threshold-voltage or conductivity of the underlying
channel85,86,87 The quantum dots are isolated from the
gate, and their processing can be accomplished together
with CMOS processing. Both metallic and semiconduc-
tor nanocrsytals embedded in the gate oxides have been
explored, but to enable reliable operation utilizing the
single-electron effect at room temperature, truly molec-
ular dimension (≈ 1nm) quantum dots are preferred.
Recent work has demonstrated the integration of
fullerenes including C60 and C70 in the gate stack of
CMOS technology88,89. An electrically erasable pro-
grammed read-only-memory (EEPROM) type device
was fabricated by effecting molecular redox operations
through non-volatile charge injection, which occurs at
a specific potential of the fullerene molecules with re-
spect to the conduction band of Si at the Si/SiO2 inter-
face. Compared to metal and semiconductor nanocrys-
tals which have non-negligible size variations, the mono-
disperse nature and small size of fullerene molecules lead
to large and accurate step-wise charging into the molec-
ular orbitals and may potentially provide reliable muti-
level storage with electrostatic control.
Alternatively, the body thickness control in the
quantum-dot memory can be solved using CNTFETs
which have monodisperse nanoscale cross sections. A
new nonvolatile memory structure has been reported
which uses a back-gated CNTFET as sensing channel
and metal nanocrystals embedded in the dielectric layer
near the SWNT as charge storage media90. The gate elec-
trode regulates the charging and discharging of the metal
nanocrystal, which imposes a local potential change on
9the nanotube channel and alters its electrical conduc-
tion. The device shows clear single-electron sensitivity
and Coulomb blockade charging90.
A closely related concept is to use redox-active
molecules self-assembled on nanowire field-effect tran-
sistors for nonvolatile memory and programmable logic
applications91. Multi-level molecular memory devices
have been demonstrated using porphyrin molecules self-
assembled on In2O3 nanowire transistors for nonvolatile
data storage up to three bits per cell92,93. Charges were
placed on the redox active molecule. Gate voltage pulses
and current sensing were used for writing and read-
ing operations. Here replacing the gate insulator layer
with self-assembled molecular components reduces signif-
icantly the device size, which simplifies fabrication and
may aviod potential damage to the molecular component
during the gate stack formation. In addition, different
molecule-nanowire combination may be chosen leaving
enormous room for design optimization. This seems to
be a very promising direction, although many fundamen-
tal questions regarding the nature of the molecular states
during read and write operation remain to be sorted out.
C. Molecular Electronics: Non-CMOS Routes
Molecular Switch
The situation for designing three-terminal switching
devices on the molecular scale becomes much less clear
once we move out of the proven domain of CMOS-like
information processing94. This is exemplified by the lack
of field-effect transistor effect in devices made from short
( ≈ 1nm) molecules, since effective gate control requires
the placement of gate in close proximity to the molecule
(a few angstrom away) while avoiding overlap with the
source/drain electrodes96. One approach to demonstrate
strong gate control in such small scale is to use an elec-
trochemical gate by inserting the device in electrolytes.
Here the gate voltage falls mostly across the electrical
double layer at the electrode-electrolyte interface which
is only a few ions thick, and strong field effects on the
source/drain curent have been observed for a perylene
tetracarboxylic diimide molecule 2.3 nm long covalently
bonded to two gold electrodes at gate voltage of −0.65V
due to the field-induced shift of molecular orbitals rel-
ative to the electrode Fermi level97. However, further
increasing gate voltage causes the device to break down.
The electrochemical gating techniques has also been ap-
plied to CNTFETs98, but the scaling characteristics of
such electrochemical transistors remains unknown.
Another way of achieving a strong field regulation ef-
fect is to put charged species in close proximity to the
molecules. One recent experiment demonstrated the
modification of current-voltage characteristics through a
single-molecule in a STM junction by nanometer-sized
charge transfer complex, where the electron acceptor is
covalently bonded to the junction molecule and the elec-
tron donor comes from the ambient fluid. The effect was
attibuted to an interface dipole which shifts the Fermi
level of the substrate relative to the molecular orbitals99.
Another approach used scanning tunneling microscope
(STM) contact to styrene-derived molecules grown on
a Si(100) surface. The strong field effect arises from
charged dangling bond states on the silicon surface, the
electrostatic field of which shifts the molecular levels rel-
ative to the contact Fermi level. The effect can be modu-
lated by STM manipulation of the surface charging state
or the molecule-charged centre distance100.
Switching by mechanical movement of an atom in the
molecule has been proposed for a long time. An ingenious
purely mechanical computer has recently been demon-
strated by researchers from IBM, which was made by
creating a precise pattern of carbon monoxide molecules
on a copper surface101. Tiny structures, termed “molecu-
lar cascade”, have been designed and assembled by mov-
ing one molecule at a time using an ultra-high-vacuum
low-temperature STM, that demonstrated fundamental
digital logic OR and AND functions, data storage and re-
trieval, and the“wiring” necessary to connect them into
functioning computing circuitry. The molecule cascade
works because carbon monoxide molecules can be ar-
ranged on a copper surface in an energetically metastable
configuration that can be triggered to cascade into a
lower energy configuration, just as with toppling domi-
noes. The metastability is due to the weak repulsion be-
tween carbon monoxide molecules placed only one lattice
spacing apart.
To overcome the intrinsically slow speed due
to atomic/molecular motion, a molecular electro-
mechanical switch has been proposed. An early sugges-
tion of atomic relay transistor proposed to use the me-
chanical motion of an atom to cause conductance change
or switching of an atomic wire102. Theoretical calcula-
tions suggest high switching speed of ≥ 30 THz or ≥ 100
Thz if a silicon or carbon atom is used as the switching
atom respectively, where a displacement of the switching
atom by only one diameter would change the conductance
of the atomic wire by orders of magnitude103,104. Such
an atomic relay transistor was recently demonstrated us-
ing electrochemical gate control of silver atoms within
an atomic-scale junction105. A switching time of less
than 14µS was estimated. An early molecular version
of electro-mechanical amplifer was demonstrated using
STM manipulation of C60 molecules, where current flow-
ing through the C60 molecule can be modified exponen-
tially upon minute compression of the molecule by the
STM tip106. More recently, a molecular version of the
atom relay transistor has been demonstrated based on
the rotation of the di-butyl-phenyl leg in a Cu-tetra-3,5
di-tertiary-butyl-phenyl porphyrin molecule, where the
intramolecular motion of the switched leg is controlled
mechanically by the tip apex of a noncontact atomic force
microscope107,108. The comparison of the experimental
and computed forces shows that rotation of the switched
leg requires an energy of less than 100× 10−21J , or four
orders of magnitude lower than the state-of-the-art MOS-
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The three-terminal switching devices just discussed,
although ingenious and scientifically provoking, do not
seem to satisfy the requirements of I/O separation, gain
and fan out for digital applications and there is no
known scheme for extending them to large scale inte-
gration. Several two-terminal molecular switching de-
vices have been proposed and demonstrated based on
the reversible conformational change upon application of
an electrical field109,110,111,112,113,114. Different mecha-
nisms have been proposed for such bistable molecular
devices112,113,114,115,116,117,118,119. Other bistable devices
showing negative differential resistance have also been
observed120,121. The two-terminal bistable devices have
a long history in solid state electronics including in par-
ticular tunneling and resonant tunneling diodes based
on semiconductor homo- and hetero- junctions122. De-
spite the enormous efforts put into logic design using two-
terminal devices, sucess is limited123. And it is now well
known that the bistable characteristics is unfavorable for
large computing system in many ways39,40. The critical
point is that gain in the bistable logic depends on biasing
the circuit close to the threshold so that the addition of
only a small input can cause a large change in the output.
This puts great demand on the precision with which this
can be done and gain is hard to realize in a noisy world
with variable components. In addition, there is no stan-
dardization of signal values and there is no convenient in-
version operation. This has forced research innovations in
molecular electronics architecture124,125. Similar objec-
tions apply to cellular automata type devices, for which
molecules have been suggested for optimal implementa-
tion39,40. In the cellular automata approach, connecting
devices together by wiring is avoided by letting each de-
vice interact directly with its nearest neighbours. Previ-
ous research suggests that the capabilities of cellular au-
tomata in large computing systems are limited: they do
not allow efficient execution of frequent access to memory
and branching to other computational routines because
interactions with distant information occur by shifting
data one step at a time. It is not clear yet how much
advantage molecular self-assembly can bring to cellular
automata or other collective computing paradigms126.
Molecular Single-Electron Devices
Single-electron devices - in which the addition or sub-
traction of a small number of electrons to very small con-
ducting particles can be controlled at the single-electron
level through the charging effect - have attracted much
attention from the semiconductor industry as an alterna-
tive device technology that could replace CMOS beyond
the 10-nm frontier127,128,129. The previous discussion
of molecular quantum dot memory has highlighted the
potential advantage of molecular components in single-
electron memories. For logic applications, molecular im-
plementation of single-electron transistors is equally im-
portant since molecular-scale field effect transistors can-
not help solve the key problem of transistor parameter
sensitivity to channel length. Research in the past decade
shows that there are two major obstacles preventing the
wide-spread application of single-electron logic: (1) the
need to operate at very low temperature; and (2) the
ultra sensitivity to background charge noise.
The potential size advantage of molecular components
to enable room-termperature operation is obvious. Both
theory and experiment show that for reliable operation
of most digital single-electron devices, the single-electron
addition energy (EC) should be approximately 100 times
larger than kT 129. This means that for room temperature
operation, EC should be as large as 3 eV, or quantum-
dot size about 1 nm. Molecular electronics offers a so-
lution to this scaling limit by taking advantage of the
bottom-up self-assembling process. In addition, using
molecules with precise chemical composition may poten-
tially solve the reproducibility problem in conventional
metal/semiconductor clusters or electrostatically defined
quantum dots in two-dimensional-electron-gas (2DEG)
due to the size and shape fluctuations. Note that single-
electron effects have also been demonstrated using carbon
nanotubes, but their larger size makes them less likely
candidate for reliable room temperature operation130,131.
The solution of the random background charge problem
is much more difficult. Note that the electrostatic po-
tential associated with random charged impurities in the
environment is a problem for any nanoscale devices. But
it poses a particularly tough problem for single-electron
devices because of their large charge sensitivity.
A comparison between the conventional approach
and several representative single molecule-based single-
electron devices shows clearly the new physical pro-
cesses introduced by the use of molecular-scale compo-
nents132,133,134,135,136,137. The molecular-scale dimension
of the quantum dot leads to two intrinsic effects due to
the ultra-small size: (1) both the wave function and the
energy of the discrete electron states of the quantum dot
depend on the size, shape and net charging state of the
quantum dot; (2) Due to finite number of degrees of free-
dom and lack of an efficient relaxation mechanism on
the quantum dot, the quantum dot may stay in non-
equilibrium state and self-heating may occur during the
cycle of single-electron transfer. In addition, as electrons
are added or removed from the molecular quantum dot,
both the shape of the molecule and its position relative
to the contacts may be altered. The electron state of the
molecular-scale component is also sensitive to the atomic-
scale change of the environment, e.g. due to presence
of surface states which in turn may be modified by sur-
face adsorption, the presence of impurities on the contact
surface and/or the interaction with neighbor quantum
dots. Treatment of all the above processes goes beyond
the conventional theory of single-electron tunneling and
is important for quantitative and realistic evaluation of
their figures of merit.
So far, these devices have been formed by techniques
excluding practical fabrication of integrated circuits. But
there are good prospects for chemical synthesis of special
molecules that would combine the structure suitable for
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FIG. 3: A, Typical structure and equivalent circuit of the
conventional single-electron devices. B, Self-assembled or bio-
directed assembly of single-electron device fabricated through
synthetic routes. The nanoparticles are connected to the elec-
trodes and/or to each other through either organic linkers
or biomolecules with molecular-recognition capability132,138.
C, A quantum dot is formed by a single C-60 or C-140
molecule physisorbed between two metal electrodes133,137.
The molecule may start oscillating as discrete charges are
added to or extracted from the molecules through the con-
tact. D, The quantum dot is a single metal atom embedded
within a larger molecule and connected to the metal contact
pads through insulating tethers134,135. E, The molecule can
also be adsorbed on top of a nanowire transistor which pro-
vides the source/sink of single electrons92.
single-electron tunneling with the ability to self-assemble
from solution on prefabricated nanostructures with ac-
ceptable yield, opening a way to generically inexpen-
sive fabrication of VLSI circuits. For logic circuits, the
random background charge effects remain hard to over-
come. Nevertheless, it has been suggested that the hy-
brid molecule-CMOS circuits, or “CMOL” circuits, that
combine CMOS stack with molecular single-elctron de-
vices interconnected by nanowires, in defect-tolerant ar-
chitectures that allow to either tolerate or exclude bad
devices, may become the basis for implementation of
novel, massively parallel architectures for advanced in-
formation processing, e. g., self-evolving neuromorphic
networks129. Such hybrid approach can help to solve the
low gain of single-electron transistors, but it remains to
demonstrate reliable high-performance digital circuits.
Molecular Quantum-Effect Devices
Intensive research on semiconductor heterostructures
in the past three decades has generated many novel de-
vice concepts based on tunneling, resonant tunneling,
real-space transfer, hot-electron transport and quantum
wave interference effects, in addition to creating the
entire field of mesoscopic physics139,140,141,142,143. Al-
though they have yet not generated a real breakthrough
in microelectronics, quoting a sarcastic statement from
the mainstream silicon community, “heterostructure is
and will be the material of the future”, they pro-
vide a foundation and rich source of inspiration for go-
ing beyond the limits of conventional devices through
quantum engineering of physical states in confined sys-
tems144,145,146,147,148. Recently they are also subjects of
rejuvenated interest as MOSFET moves toward the sub-
10 nm era based on advanced silicon-on-insulator (SOI)
structures and Si− SiGe heterostructures149.
Molecules are intrinsically heterostructures. Molec-
ular electronics offer the ultimate testing ground for
quantum-effect devices based on the atom-engineering
approach to the heterostructure concept. Research in
this field is intimately connected to exploiting molec-
ular electronics as artificial laboratory of new princi-
ples of nanoscopic physics54,150. This is still a vaguely
defined area and much fundamental knowledge needs
to be sorted out. But molecular heterostructures al-
ready offer multiple device opportunities that are be-
yond the capability of or at least very difficult to
achieve in scaled silicon devices. In the case of Q-
1D nanostructures, this includes the possibility of fab-
ricating metal-semiconductor and semiconductor hetero-
junctions with simultaneous band-gap engineering on
a single nanotube and nanowire basis, and the possi-
bility of fabricating Y-junction, T-junction, branched
nanowires and superlattice devices with atomically sharp
interfaces62,63,63,83,84,151,152,153,154,155,156,157,158,159. Sim-
ilar quantum-effect devices can also be implemented on
single-molecule basis through a synthetic chemistry ap-
proach, but can involve very different physical mecha-
nisms and operation principles94,99. Some examples are
single-molecule heterostructures where saturated molec-
ular groups can be selectively inserted between molec-
ular groups with delocalized orbitals, complex struc-
tured molecules with three-terminal or multiple-terminal
configurations and charge-transfer molecular complexes.
In general, electron-vibronic coupling can be strong in
such single-molecule devices, whose effects need to be
sorted out. The recent surge of activity on integrating
molecular functionality on a semiconductor platform also
brings additional functionality through contact engineer-
ing100,121,160,161,162 by attaching the molecule to the sur-
face of bulk semiconductor, semiconductor quantum well,
quantum wire or quantum dots.
V. DISCUSSION AND CONCLUSION
Central to the vision of nanotechnology is the idea
that by developing and following a common intellectual
path — the bottom-up paradigm of nanoscale science and
technology — it will be possible in the future to assem-
ble virtually any kind of devices or functional systems.
Much thus lies in the hands of chemists and materials
scientists, where the goal is to control with atomic preci-
sion the morphology, structure, composition, and size of
the nanoscale building blocks. Next, understanding the
physics of nanoscale materials emerging from the syn-
thetic efforts and inserted into the device and system
configurations, i.e., the effect on the operating behav-
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ior of nanostructures due to the introduction of contact,
functional interface, the application of external forces
and processing/environment- induced parameter varia-
tions, is a fundamental part of the bottom-up paradigm,
which define properties that may ultimately be exploited
for nanotechnologies and enable us to make rational pre-
dictions and define new device concepts unique to the
nanoscale building blocks. Finally, to fully exploit the
bottom-up paradigm, we must develop rational methods
of organizing building blocks and device elements on mul-
tiple length scales. This includes not only assembling
building blocks in close-packed arrays for interconnec-
tivity but also controlling the architecture or the spac-
ing on multiple length scales, i.e., hierarchical assembly,
which must be done within the context of architectural
design62,67,68,69,70,124,125,163.
We have focused our attention in this work on materi-
als and memory/logic devices. But many of the materi-
als and device structures in molecular electronics can be
easily configured for applications in chemical/bio- sensors
and electromechanical devices12,13,55,61,62,63. In addition,
molecular electronics may play an important role in solv-
ing the 3-D interconnect problem in the ultimately scaled
nanoelectronic systems164,165,166,167. Research progress
in molecular electronics systems is steady and strong,
which gives us cause to believe that funtional molecu-
lar electronics systems may be practical in ten to fifteen
years. Challenges to making this a reality are plenti-
ful at every level, some naturally in the fundamental
physics and chemistry of nanoelectronic materials and
devices, but many in architecture and system design.
These include fabricating and integrating devices, man-
aging their power and timing, finding fault-tolerant and
defect-tolerant circuits, designing and verifying billion-
gate systems. Any one of these could block practical
molecular electronics if unsolved.
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